(12) **UK Patent Application** (19) **GB** (11) **2 324 169** (13) **A**

(43) Date of A Publication 14.10.1998

(21) Application No 9807387.7

(22) Date of Filing 08.04.1998

(30) Priority Data
(31) 09090767   (32) 09.04.1997   (33) JP

(71) Applicant(s)
Sony Corporation
(Incorporated in Japan)
7-35 Kitashinagawa 6-chome, Shinagawa-ku, Tokyo,
Japan

(72) Inventor(s)
Hidetoshi Ohnuma

(74) Agent and/or Address for Service
J. A. Kemp & Co.
14 South Square, Gray's Inn, LONDON, WC1R 5LX,
United Kingdom

(51) INT CL⁶
G03F 1/14 7/20

(52) UK CL (Edition P)
G2X XNB

(56) Documents Cited
EP 0629971 A

(58) Field of Search
UK CL (Edition P) G2X XNB XNC XND
INT CL⁶ G03F

(54) Abstract Title
Producing corrected masks for use in making semiconductors

(57) A method for correcting designed-pattern data obtained by data-processing a plurality of designed patterns for use in making masks, comprising the steps of (a) producing hierarchical-area-bitmapped bitmap data from a plurality of the designed-pattern data, (b) determining a line width of the designed pattern and a space width between said designed pattern and a designed pattern adjacent to said designed pattern, from said hierarchical-area-bitmapped bitmap data, and (c) correcting the designed-pattern data on the basis of the determined line width and the determined space width, for proximity effect correction and/or optical proximity effect correction in order to produce a corrected mask for use in semiconductor production. Step (a) is performed by breaking the data down into a first grid size of 16 pixels each and determining whether a pattern is totally present (designated '11') totally absent (designated '00') or partially present (designated '01'). If partially present, this data is broken down into a smaller second grid size and if still partially present in this grid, it is further broken down into a smaller third grid size (see Fig 2B).

Fig. 2A

DESIGNED PATTERN A   DESIGNED PATTERN B

A₁ ~   ~ A₂   B₁ ~   ~ B₂

4 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64

Fig. 2B

1ST GRID SIZE

10	11	00	10
1~16	17~32	33~48	49~64

2ND GRID SIZE

00	00	00	11
1~4	5~8	9~12	13~16

2ND GRID SIZE

00	10	11	10
49~52	53~56	57~60	61~64

3RD GRID SIZE

00	11	11	11
53	54	55	56

3RD GRID SIZE

11	11	00	00
61	62	63	64

GB 2 324 169 A

Fig. 1

```
                    ( START )
                        │
        ┌───────────────┤
        │               ▼
        │      ┌──────────────────────────┐
        │      │ SEARCHING                │
        │      │ DESIGNED-PATTERN DATA    │
        │      └──────────────────────────┘
        │               │
        │               ▼
        │      ┌──────────────────────────┐
        │      │ PRODUCING                │
        │      │ HIERARCHICAL-AREA-BITMAPPED│
        │      │ BITMAP DATA              │
        │      └──────────────────────────┘
        │               │
        │               ▼
        │      ┌──────────────────────────┐
        │      │ DETERMINING LINE WIDTH   │
        │      │ AND SPACE WIDTH OF       │
        │      │ DESIGNED PATTERN         │
        │      └──────────────────────────┘
        │               │
        │               ▼
        │      ┌──────────────────────────┐
        │      │ PROXIMITY EFFECT CORRECTION│
        │      │ AND/OR OPTICAL PROXIMITY │
        │      │ EFFECT CORRECTION        │
        │      └──────────────────────────┘
        │               │
        │               ▼
        │           ◇ EXISTING ◇
        └── Yes ────◇ DESIGNED PATTERN ◇
                    ◇      ?       ◇
                        │
                        │ No
                        ▼
              ┌──────────────────────────┐
              │ PREPARING PATTERN DATA FOR│
              │ EXPOSURE FROM CORRECTED  │
              │ DESIGNED-PATTERN DATA    │
              └──────────────────────────┘
                        │
                        ▼
                    ( E N D )
```

Fig. 2A

Fig. 2B

Fig. 3A

Fig. 3B

1ST GRID SIZE

1 0	1 1	1 1	0 0
1~16	17~32	33~48	49~64

Fig. 4

CONCEPTUAL CHART OF THE APPARATUS
FOR CORRECTING DESIGNED-PATTERN DATA

```
        ┌─────────────────────┐
        │   INPUTTING MEANS   │
        └─────────────────────┘
                   │
                   ▼
        ┌─────────────────────┐
        │ DESIGNED-PATTERN DATA│
        │   STORAGE MEANS      │
        └─────────────────────┘
                   │
                   ▼
        ┌─────────────────────┐
        │ PRODUCING MEANS FOR  │◄────────────┐
        │ PRODUCING BITMAP DATA│             │
        └─────────────────────┘             │
                   │                         │
                   ▼                         │
  ┌──────────────────────────────┐          │
  │ DETERMINING MEANS FOR        │      ┌──────────────┐
  │ DETERMINING LINE WIDTH AND   │◄─────│STORAGE MEANS │
  │ SPACE WIDTH OF DESIGNED PATTERN│    └──────────────┘
  └──────────────────────────────┘          │
                   │                         │
                   ▼                         │
        ┌─────────────────────┐             │
        │  CORRECTING MEANS   │◄────────────┘
        └─────────────────────┘
                   │
                   ▼
        ┌─────────────────────┐
        │ CORRECTED DESIGNED-PATTERN│
        │ DATA STORAGE MEANS  │
        └─────────────────────┘
                   │
                   ▼
        ┌─────────────────────┐
        │  OUTPUTTING MEANS   │
        └─────────────────────┘
```

Fig. 5A

Fig. 5B

Fig. 5C

Fig. 5D

Fig. 6A

Fig. 6B

Fig. 6C

Fig. 6D

Fig. 7A

Fig. 7B

EXPOSURE LIGHT

Fig. 7C

Fig. 8

```
                    ( START )
                        │
        ┌───────────────┼
        │               ▼
        │   ┌───────────────────────────────┐
        │   │ SEARCHING DESIGNED-PATTERN DATA │
        │   └───────────────────────────────┘
        │               │
        │               ▼
        │   ┌───────────────────────────────┐
        │   │ PRODUCING HIERARCHICAL-AREA-   │
        │   │ BITMAPPED BITMAP DATA          │
        │   └───────────────────────────────┘
        │               │
        │               ▼
        │            ◇ EXISTING ◇
        └──── Yes ──  DESIGNED PATTERN
                        ?
                        │ No
        ┌───────────────┼
        │               ▼
        │   ┌───────────────────────────────┐
        │   │ SEARCHING DESIGNED-PATTERN DATA │
        │   └───────────────────────────────┘
        │               │
        │               ▼
        │   ┌───────────────────────────────┐
        │   │ DETERMINING LINE WIDTH AND     │
        │   │ SPACE WIDTH OF DESIGNED PATTERN│
        │   │ WITH REFERENCE TO BITMAP DATA  │
        │   └───────────────────────────────┘
        │               │
        │               ▼
        │   ┌───────────────────────────────┐
        │   │ PROXIMITY EFFECT CORRECTION AND/OR │
        │   │ OPTICAL PROXIMITY EFFECT CORRECTION│
        │   └───────────────────────────────┘
        │               │
        │               ▼
        │            ◇ EXISTING ◇
        └──── Yes ──  DESIGNED PATTERN
                        ?
                        │ No
                        ▼
            ┌───────────────────────────────┐
            │ PREPARING PATTERN DATA FOR     │
            │ EXPOSURE FROM CORRECTED        │
            │ DESIGNED-PATTERN DATA          │
            └───────────────────────────────┘
                        │
                        ▼
                    ( END )
```

Fig. 9

MESH SIZE FOR CORRECTION
WITH REGARD TO PROXIMITY EFFECT
ON A PHOTOMASK HAVING
A SIZE FIVE TIMES (μm)

Fig. 10A

CONVENTIONAL PROXIMITY
EFFECT CORRECTION

EVALUATION POINT

DESIGNED
PATTERN

EVALUATION
POINT

EVALUATION
POINT

23

EDGE

EVALUATION POINT

Fig. 10B

24   22   24

22   22

18

24   22   24

Fig. 11

```
        ( START )
            │
    ┌──────►│
    │       ▼
    │  ┌─────────────────────┐
    │  │ SEARCHING           │
    │  │ DESIGNED—PATTERN DATA│
    │  └─────────────────────┘
    │       │
    │       ▼
    │  ┌─────────────────────┐
    │  │ PRODUCING BITMAP DATA│
    │  └─────────────────────┘
    │       │
    │       ▼
    │  ┌─────────────────────┐
    │  │ DETERMINING LINE WIDTH│
    │  │ AND SPACE WIDTH OF   │
    │  │ DESIGNED PATTERN     │
    │  └─────────────────────┘
    │       │
    │       ▼
    │  ┌─────────────────────┐
    │  │ OPTICAL PROXIMITY    │
    │  │ EFFECT CORRECTION    │
    │  └─────────────────────┘
    │       │
    │       ▼
    │      ╱╲
    │     ╱  ╲
    │Yes ╱EXISTING╲
    └───◄ DESIGNED ►
        ╲PATTERN ╱
         ╲  ?   ╱
          ╲  ╱
           ╲╱
            │ No
            ▼
   ┌─────────────────────────┐
   │ PREPARING PATTERN DATA FOR│
   │ EXPOSURE FROM CORRECTED  │
   │ DESIGNED—PATTERN DATA    │
   └─────────────────────────┘
            │
            ▼
        ( E N D )
```

Fig. 12A

Fig. 12B

Fig. 13A

DESIGNED
PATTERN A

DESIGNED
PATTERN B

4 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64

Fig. 13B

DESIGNED
PATTERN B

DESIGNED
PATTERN A

4 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64

METHOD OF CORRECTING DESIGNED-PATTERN DATA,
METHOD OF ELECTRON BEAM EXPOSURE, PHOTOMASK
AND METHOD OF FABRICATION THEREOF,
METHOD OF OPTICAL EXPOSURE, SEMICONDUCTOR DEVICE
AND METHOD OF FABRICATION THEREOF,
AND APPARATUS FOR CORRECTING DESIGNED-PATTERN DATA

The present invention relates to a method of
correcting designed-pattern data obtained by data-processing
a plurality of designed patterns, a method of electron beam
exposure including the method of correcting designed-pattern
data, a photomask, a method of fabrication of a photomask, a
method of optical exposure, a semiconductor device, a method
of fabrication of a semiconductor device, and an apparatus
for correcting designed-pattern data.

A photomask used in the process of optical
lithography for the fabrication of a semiconductor device has
a structure in which a patterned light-shielding thin layer
or light semi-shielding thin layer is formed on a substrate
transparent to exposure light, such as a glass substrate. In
the fabrication of the semiconductor device, it is required
to transfer a pattern formed in the photomask to a photo
resist formed, e.g., on a semiconductor substrate. For this
purpose, it is required to produce data from a plurality of
designed patterns designed by means of CAD or the like and
expose an electron beam resist formed on a mask blank with an
electron beam (electron beam exposure) on the basis of
pattern data for electron beam exposure prepared from the
produced data so that patterns corresponding to the designed
patterns are faithfully formed in the electron beam resist.
In some case hereinafter, patterns formed in a photomask will
be referred to as "mask patterns", pattern data obtained by
data-processing a plurality of the designed patterns will be
referred to as "designed-pattern data", pattern data for
electron beam exposure will be referred to as "pattern data
for exposure", patterns formed in an electron beam resist
will be referred to as "resist patterns", and patterns formed
in a photo resist will be referred to as "printed patterns".
For example, the designed-pattern data for fabricating a

photomask is constituted of a steam format called GDSII/Stream in which the designed patterns are represented by polygons or of an electron beam data format ("EB data format" hereinafter) in which the designed patterns are

5   represented by rectangles and trapezoids.

Meanwhile, in electron beam exposure, a phenomenon called "proximity effect" controls the limitation of resolution for forming mask patterns, and it is a big problem when a photomask requiring micro- or nano-processing is

10   fabricated. The above proximity effect takes place by scattering of electrons in a solid, and it can be classified into two categories depending upon the shapes and/or geometrical layouts of the mask patterns to be formed. That is, it is classified into an intra proximity effect which

15   takes place in an isolated small mask pattern and an inter proximity effect which takes place between adjacent mask patterns. In the intra proximity effect, electrons incident on an electron beam resist are scattered into portions of the electron beam resist other than portions of the electron beam

20   resist where resist patterns are to be formed. As a result, accumulated energy in the portion of the electron beam resist where resist patterns are to be formed cannot reach a predetermined threshold value, so that the sizes of the resist patterns are smaller than those of their designed

25   patterns, or that corner portions of the resist patterns are rounded to some extent. On the other hand, in the inter proximity effect, accumulated energy in resist patterns to be formed in an electron beam resist reaches a predetermined threshold value due to the scattering of electrons from

30   resist pattern(s) close or adjacent thereto, and the resist patterns have larger dimensions than their designed patterns or, in the worst case, resist patterns are in contact with another. In the direct exposure of an electron beam resist formed on a semiconductor substrate with an electron beam,

35   the proximity effect similarly causes the above problems.

For correcting the proximity effect with regard to an electron beam exposure apparatus according to a variable shaped beam method, there is proposed a method in which lectron beam dosages ("dosage" hereinafter) are varied

depending upon each resist pattern to be formed in an electron beam resist. In the above method, evaluation points (indicated by black dots) are provided on edges of a designed pattern as schematically shown in Fig. 10A, accumulated

5 energy determined on the basis of the EID (Exposure Intensity Distribution) function proposed by T. H. P. Chang, J. Vac. Soi. Technol. 12, 1271 (1983) is calculated with regard to each evaluation portion, and an optimum dosage for forming a resist pattern is determined. However, when geometrical

10 layouts of adjacent designed patterns in the vicinity of the evaluation points differ, one obtained optimum dosage in one evaluation point differs from another obtained optimum dosage in another evaluation point, and eventually, a weighted mean dosage is inevitably determined to be an optimum dosage.

15 Accuracy is therefore different from one evaluation point to another, or no desired accuracy is secured in some cases. For overcoming the above defect, it is required to divide a designed pattern as shown in Fig. 10B and control the dosage with regard to each evaluation point. Numerals in Figs. 10A

20 and 10B show the dosages. However, when all of designed patterns are divided to smaller sizes, the time required for calculation of the proximity effect correction increases, and the file size (data volume) of the designed-pattern data or the time required for electron beam exposure increases. The

25 consequent problem is that the fabrication of a photomask takes a long time.

On the other hand, even if the proximity effect correction is carried out to form the mask patterns in order to accurately transfer the designed patterns to a photo

30 resist, there is another problem that an optical proximity effect takes place when the mask patterns are transferred to a photo resist formed, e.g., on a semiconductor substrate by means of exposure light through the photomask, so that the shapes of the patterns formed in the photo resist (printed

35 patterns) differ from those of their designed patterns. That is, the optical exposure process in the production process of a semiconductor device has the problem of an optical proximity effect. That is, when a mask pattern whose size approximates a wavelength of the exposure light is

transferred to a photo resist, an interference phenomenon
with the exposure light remarkably takes place, and a printed
pattern differs from its designed pattern in size. The
optical proximity effect results in phenomena in which a line
5 width of an isolated line differs from a line width of a
repetitive line and in which line-end shortening occurs, and
it causes the deterioration of gate line width
controllability or a decrease in an alignment margin. As a
result, transistors vary in characteristics, and eventually,
10 the yield of chip production decreases. The optical
proximity effect has extremely detrimental effects on the
efficiency of production of semiconductor devices. Since the
above problem is fatal particularly to memory cells which
have many repetitive patterns and are required to have
15 high-degree integration, there has been developed an advanced
automatic optical proximity effect correction (OPC) system on
the basis of a light intensity simulation for memory cells
which come after the generation of design rule 0.35 (m.

The optical proximity effect is also classified
20 into an intra optical proximity effect and an inter optical
proximity effect. In the intra optical proximity effect, the
exposure light diffracts in a mask pattern itself, and as a
result, the dimensions of a pattern formed in a photo resist
by focussing the exposure light on the photo resist differ
25 from those of its designed pattern, or, for example, the
short side and the long side of a rectangle differ to a great
extent in formation accuracy. On the other hand, in the
inter optical proximity effect, exposure light which
diffracts from a mask pattern adjacent to some other mask
30 pattern interferes with exposure light which passes through
the other mask pattern, and as a result, the dimensions of
the other pattern formed in the photo resist differ from
those of its designed pattern.

Further, the optical proximity effect results in
35 variation of the line widths of isolated lines or line-end
shortening in memory peripheral circuit patterns or random
circuit patterns in one chip of an ASIC semiconductor device.
As a result, it causes a decrease in the yield of production
due to an adverse influence on transistor characteristics r

a decrease in an alignment margin. However, when the optical proximity effect correction is carried out on the random circuit patterns on a one-chip scale by means of the OPC system on the basis of a light intensity simulation, it

5   requires an enormous amount of calculation time and affects a turn around time (TAT) from the designing of one chip to the fabrication of semiconductor devices. That is, the calculation of the optical proximity effect correction on a cell unit having a size of about several μm × several μm

10   takes a time of about ten seconds, while the calculation of the optical proximity effect correction on one chip as a whole takes a time of hundreds of days.

      For coping with the above problem, there is proposed a method in which the optical proximity effect

15   correction is carried out on one-chip level by a rule-based method in which the corrections are made only on the designed patterns having shapes within a certain limit at a high speed on the basis of a predetermined rule. Please refer, for example, to "Automated Optical Proximity Correction - a

20   rule-based approach", O. W. Otto, et al., Proc. SPIE, Vol. 2197 (1994) pp. 274-290, or "Large Area Optical Proximity Correction with a Combination of Rule-Based and Simulation-Based Methods", S. Miyama, et al., Jpn. J. Appl. Phys. Vol. 35(1996) pp. 6370-6773.

25   Fig. 11 shows an example of the flow of formation of the pattern data for exposure when the designed-pattern data is of a stream format. In this example, the designed-pattern data are bit-mapped, and then the optical proximity effect correction is carried out on the bit-mapped

30   data to obtain the designed-pattern data corrected with regard to the optical proximity effect. The obtained designed-pattern data is of stream format, and the obtained designed-pattern data of the above format is converted to designed-pattern data of EB data format by a known method.

35   And, the pattern data for exposure are prepared from the designed-pattern data of EB data format which are corrected with regard to the optical proximity effect. Bit-mapped data will be sometimes referred to as "bitmap data" hereinafter.

Fig. 12A shows results of studies of an influence of the optical proximity effect by a light intensity simulation, depending upon the density of designed patterns. In Fig. 12A, an upper portion schematically shows the

5　designed patterns, and a lower portion schematically shows the printed patterns. Fig. 12B shows results after the optical proximity effect correction is carried out. In Fig. 12B, an upper portion schematically shows the designed patterns after the optical proximity effect correction, and a

10　lower portion schematically shows the printed patterns. Figs. 12A and 12B show that the variation of the line widths between the isolated line and the dense line is decreased by carrying out the optical proximity effect correction.

Meanwhile, for the above-explained proximity effect

15　correction or optical proximity effect correction, it is required to determine the optimum dosages for the designed patterns or correct the shapes of the designed patterns. More specifically, when the pattern data for exposure is prepared from the designed-pattern data, e.g., for a

20　semiconductor device, it is required to correct the designed-pattern data with regard to the proximity effect and/or the optical proximity effect. For this purpose, it is required to search the designed-pattern data on the designed patterns which are adjacent to each other and to correct the

25　searched designed-pattern data. Those pieces of information that are required for the proximity effect correction and/or the optical proximity effect correction are the sizes of the designed patterns which are required to be corrected and the space widths between said designed patterns and adjacent

30　designed patterns thereto.

Further, when the designed-pattern data is of stream format, some designed patterns overlap with each other, and some data processing is therefore required. When the designed-pattern data is of EB data format, the designed

35　patterns do not overlap with each other, while pattern fracturing or field partition is present depending upon an electron beam exposure apparatus, and some data processing is therefor required for obtaining the above information. The term "pattern fracturing" refers to a state where one

designed pattern for forming one mask pattern is fractured
into a plurality of designed patterns. Therefore, the
following is required. For example, the designed patterns
are determined on whether they are in contact with one

5   another, the designed patterns in contact with each other are
stored in a memory as a combined designed pattern, and
finally, dimensions of the combined designed pattern and a
space width between the combined designed pattern and an
adjacent designed pattern are determined. The above

10   processing requires the search of the adjacent designed
patterns, and when the number of the designed patterns is n,
therefore, the processing time suffers an increase of the
order of n^2 in the worst case.

Otherwise, conventionally, designed-pattern data

15   are bit-mapped with a minimum grid size being used as a unit,
which state is schematically shown in Fig. 13A. The contents
of first to 12th bitmap data are "0", the contents of 13th to
32nd bitmap data for a designed pattern A are "1", the
contents of 33rd to 53rd bitmap data are "0", the contents of

20   54th to 62nd bitmap data for a designed pattern B are "1",
and the contents of 63rd and 64th bitmap data are "0". The
dimension of the designed pattern is determined by deducting
the bitmap data for coordinate values showing one edge
portion of the designed pattern from the bitmap data for

25   coordinate values showing the other edge portion. Further, a
space width between one designed pattern and an adjacent
designed pattern can be determined by deducting the bitmap
data for coordinate values showing one edge portion of one
adjacent designed pattern from the bitmap data for coordinate

30   values showing one edge portion of the other designed
pattern. When two designed patterns overlap, for example, as
schematically shown in Fig. 13B, obtained bitmap data
represents one designed pattern. That is, when one edge
portion of one designed pattern overlap, or is continued

35   from, one edge portion of the other adjacent designed
pattern, these designed patterns can be represented as
continuous bitmap data. This bit-mapping method is called
"area-bitmapping method". In the bitmap data obtained by the
above area-bitmapping method, the overlapping of the designed

patterns is removed, or in the area-bitmapping method, it is no longer necessary to remove the overlapping of the designed patterns.

In the above area-bitmapping method, however, it is

5 required to bit-map all of the designed patterns while using a minimum grid size as a unit, the bitmap data are enormous in volume, and it is required to search the designed patterns with regard to all of the bitmap data . There is therefore a problem that the proximity effect correction and/or the

10 optical proximity effect correction take a long time, and that a memory that should be used is enormous.

It is therefore an object of the present invention to provide a method of correcting designed-pattern data, including a method capable of determining line widths and

15 space widths of designed patterns at a practical speed, for improving the conventional area-bitmapping method and for correcting the designed-pattern data with regard to the proximity effect and/or the optical proximity effect.

It is further another object of the present

20 invention to provide a method of electron beam exposure, a photomask, a method of fabrication of a photomask, a method of optical exposure, a semiconductor device, a method of fabrication of a semiconductor device and an apparatus for correcting designed-pattern data, including the method of

25 correcting designed-pattern data.

For achieving the above object, the method for correcting designed-pattern data obtained by data-processing a plurality of designed patterns, provided by the present invention, comprises the steps of;

30   (a)

producing hierarchical-area-bitmapped bitmap data from a plurality of the designed-pattern data,

       (b)

·determining a line width of the designed pattern

35 and a space width between said designed pattern and a designed pattern adjacent to said designed pattern, from said hierarchical-area-bitmapped bitmap data, and

       (c)

correcting the designed-pattern data on the basis

of the determined line width and the determined space width, for proximity effect correction and/or optical proximity effect correction.

The method of electron beam exposure, provided by
5   the present invention for achieving the above object, comprises the steps of;

correcting designed-pattern data obtained by data-processing a plurality of designed patterns,

preparing pattern data for electron beam exposure
10   from the corrected designed-pattern data, and

exposing an electron beam resist formed on a substrate with an electron beam on the basis of the obtained pattern data for electron beam exposure,

wherein the correction of the designed-pattern data
15   comprises the steps of;

(a) producing hierarchical-area-bitmapped bitmap data from a plurality of the designed-pattern data,

(b) determining a line width of the designed pattern and a space width between said designed pattern and a
20   designed pattern adjacent to said designed pattern, from said hierarchical-area-bitmapped bitmap data, and

(c) correcting the designed-pattern data on the basis of the determined line width and the determined space width, for proximity effect correction and/or optical
25   proximity effect correction.

The method of fabrication of a photomask, provided by the present invention for achieving the above object, comprises the steps of;

correcting designed-pattern data obtained by
30   data-processing a plurality of designed patterns,

preparing pattern data for electron beam exposure from the corrected designed-pattern data,

exposing an electron beam resist formed on a mask blank with an electron beam on the basis of the obtained
35   pattern data for electron beam exposure,

forming an etching mask by developing the electron beam resist, and

etching the mask blank with the etching mask,

wherein the correction of the designed-pattern data comprises the steps of;

(a) producing hierarchical-area-bitmapped bitmap data from a plurality of the designed-pattern data,

5 (b) determining a line width of the designed pattern and a space width between said designed pattern and a designed pattern adjacent to said designed pattern, from said hierarchical-area-bitmapped bitmap data, and

(c) correcting the designed-pattern data on the
10 basis of the determined line width and the determined space width, for proximity effect correction and/or optical proximity effect correction.

The photomask, provided by the present invention for achieving the above object, is a photomask obtained by
15 the fabricating steps of;

correcting designed-pattern data obtained by data-processing a plurality of designed patterns,

preparing pattern data for electron beam exposure from the corrected designed-pattern data,
20 exposing an electron beam resist formed on a mask blank with an electron beam on the basis of the obtained pattern data for electron beam exposure,

forming an etching mask by developing the electron beam resist, and
25 etching the mask blank with the etching mask,

wherein the correction of the designed-pattern data comprises the steps of;

(a) producing hierarchical-area-bitmapped bitmap data from a plurality of the designed-pattern data,
30 (b) determining a line width of the designed pattern and a space width between said designed pattern and a designed pattern adjacent to said designed pattern, from said hierarchical-area-bitmapped bitmap data, and

(c) correcting the designed-pattern data on the
35 basis of the determined line width and the determined space width, for proximity effect correction and/or optical proximity effect correction.

The method of optical exposure, provided by the present invention for achieving the above object, c mprises

the step of exposing a photo resist formed on a substrate through a photomask with exposure light to transfer a pattern formed in the photomask to the photo resist formed on the substrate,

5   said photomask obtained by the fabricating steps of;

correcting designed-pattern data obtained by data-processing a plurality of designed patterns,

preparing pattern data for electron beam exposure

10   from the corrected designed-pattern data,

exposing an electron beam resist formed on a mask blank with an electron beam on the basis of the obtained pattern data for electron beam exposure,

forming an etching mask by developing the electron

15   beam resist, and

etching the mask blank with the etching mask,

wherein the correction of the designed-pattern data comprises the steps of;

(a) producing hierarchical-area-bitmapped bitmap

20   data from a plurality of the designed-pattern data,

(b) determining a line width of the designed pattern and a space width between said designed pattern and a designed pattern adjacent to said designed pattern, from said hierarchical-area-bitmapped bitmap data, and

25   (c) correcting the designed-pattern data on the basis of the determined line width and the determined space width, for proximity effect correction and/or optical proximity effect correction.

The method of fabricating a semiconductor device,

30   provided by the present invention for achieving the above object, comprises the steps of (1) exposing a photo resist formed on a substrate through a photomask with exposure light to transfer a pattern formed in the photomask to the photo resist formed on the substrate, (2) developing the photo

35   resist to obtain an etching mask, and (3) etching the substrate with the etching mask,

said photomask obtained by the fabricating steps of;

correcting designed-pattern data obtained by data-processing a plurality of designed patterns,

preparing pattern data for electron beam exposure from the corrected designed-pattern data,

5 exposing an electron beam resist formed on a mask blank with an electron beam on the basis of the obtained pattern data for electron beam exposure,

forming an etching mask by developing the electron beam resist, and

10 etching the mask blank with the etching mask,

wherein the correction of the designed-pattern data comprises the steps of;

(a) producing hierarchical-area-bitmapped bitmap data from a plurality of the designed-pattern data,

15 (b) determining a line width of the designed pattern and a space width between said designed pattern and a designed pattern adjacent to said designed pattern, from said hierarchical-area-bitmapped bitmap data, and

(c) correcting the designed-pattern data on the

20 basis of the determined line width and the determined space width, for proximity effect correction and/or optical proximity effect correction.

The semiconductor device, provided by the present invention for achieving the above object, is a semiconductor

25 device obtained by the fabricating steps of (1) exposing a photo resist formed on a substrate through a photomask with exposure light to transfer a pattern formed in the photomask to the photo resist formed on the substrate, (2) developing the photo resist to obtain an etching mask, and (3) etching

30 the substrate with the etching mask,

said photomask obtained by the fabricating steps of;

correcting designed-pattern data obtained by data-processing a plurality of designed patterns,

35 preparing pattern data for electron beam exposure from the corrected designed-pattern data,

exposing an electron beam resist formed on a mask blank with an electron beam on the basis of the obtained pattern data for electron beam exposure,

forming an etching mask by developing the electron beam resist, and

etching the mask blank with the etching mask,

wherein the correction of the designed-pattern data

5   comprises the steps of;

(a)   producing hierarchical-area-bitmapped bitmap data from a plurality of the designed-pattern data,

(b)   determining a line width of the designed pattern and a space width between said designed pattern and a

10   designed pattern adjacent to said designed pattern, from said hierarchical-area-bitmapped bitmap data, and

(c)   correcting the designed-pattern data on the basis of the determined line width and the determined space width, for proximity effect correction and/or optical

15   proximity effect correction.

The designed-pattern data is corrected with regard to the proximity effect, with regard to the optical proximity effect or with regard to the proximity effect and the optical proximity effect.

20   The substrate used in the method of electron beam exposure according to the present invention includes, for example, a mask blank obtained by forming a light-shielding thin layer or light semi-shielding thin layer of metal or metal oxide (the thin layer may have a single-layered

25   structure or a multi-layered structure) on a glass substrate transparent to the exposure light, such as soda-lime glass, low-expansion glass or synthetic quartz glass.

In the method of electron beam exposure, the method of optical exposure, the semiconductor device or the method

30   of fabrication of the semiconductor device, provided by the present invention, the substrate includes a semiconductor substrate, a semi-insulated or insulated substrate, or a layer which is formed on any one of these substrates and is to be treated. The layer to be treated specifically includes

35   a polysilicon layer doped with an impurity; a layer of metal such as aluminum alloy, tungsten, copper or silver; a layer of metal compound such as tungsten silicide or titanium silicide; a stacked structure layer formed of a polysilicon layer doped with an impurity and a layer of metal compound

such as tungsten silicide or titanium silicide; a stacked
structure layer formed of a polysilicon layer doped with an
impurity, a layer of metal compound such as tungsten silicide
or titanium silicide and an insulation layer; and an
5   insulation layer. The above insulation layer refers to an
insulation layer formed of a known insulation material such
as SiO_2, BPSG, PSG, BSG, AsSG, SbSG, NSG, SOG, LTO (lower
temperature oxide, low temperature $CVD-SiO_2$), SiN or SiON, or
a stacked structure layer formed of any two or more materials
10   of these.

        The photomask provided by the present invention,
the photomask fabricated by the method of fabrication of the
photomask provided by the present invention, the photomask
used in the method of optical exposure provided by the
15   present invention, the photomask used in fabricating the
semiconductor device provided by the present invention, or
the photomask used in the method of fabrication of the
semiconductor device provided by the present invention,
includes a general exposure mask in which patterns of a
20   light-shielding thin layer are formed, a phase shift mask,
and a half tone method phase shift mask in which patterns of
a light semi-shielding thin layer are formed.

        In the method of optical exposure, the
semiconductor device or the method of fabrication thereof,
25   provided by the present invention, the photomask for use with
exposure light may be a photomask prepared by etching the
mask blank with the etching mask obtained by developing the
electron beam resist (i.e., master mask), or it may be a
working mask prepared by copying the master mask.
30   In the method of correcting designed-pattern data,
the method of electron beam exposure, the photomask, the
method of fabrication of the photomask, the method of optical
exposure, the semiconductor device or the method of
fabrication of the semiconductor device, provided by the
35   present invention, the hierarchical-area-bitmapping procedure
in the above step (a) may include;

        (A) bitmapping the designed-pattern data
concerning a predetermined area including the deigned

pattern, on the basis of a first grid size, to produce a
bitmap data on a first grid size level, and

(B) producing bitmap data on an (m+1)-th grid size
level from a bitmap data on an m-th grid size level which
includes an edge of the designed pattern and is included
among a plurality of bitmap data obtained on the basis of an
m-th grid size, where m = 1, 2, 3 — M, M is a minimum grid
size representing coordinate value, and an (m+1)-th grid size
is smaller than an m-th grid size, and

repeating the step (B) by incrementing m by 1 until
the bitmap data obtained on the basis of the (m+1)-th grid
size represents the coordinate value expressing the edge of
the designed pattern.

When the bitmap data obtained on the basis of the
m-th grid size represents the coordinate value expressing the
edge of the designed pattern, it is no longer necessary to
produce bitmap data on the basis of the (m+1)-th grid size.
For the procedure of hierarchical-area-bitmapping itself,
please refer to "Layout Design and Verification", T. Otsuki,
et al., North Holland (1986), pp. 250-251.

The apparatus for correcting designed-pattern data
obtained by data-processing a plurality of designed patterns,
provided by the present invention for achieving the above
object, comprises;

(1) inputting means for inputting the
designed-pattern data,

(2) producing means for producing bitmap data,

(3) determining means for determining a line width
of the designed pattern and a space width between said
designed pattern and a designed pattern adjacent to said
designed pattern,

(4) correcting means for correcting the
designed-pattern data, and

(5) outputting means for outputting the corrected
designed-pattern data,

wherein said producing means is for producing
hierarchical-area-bitmapped bitmap data from the
designed-pattern data,

said determining means is for determining a line
width of the designed pattern and a space width between the
designed pattern and a designed pattern adjacent to said
designed pattern on the basis of said

5   hierarchical-area-bitmapped bitmap data, and

said correcting means is for correcting the
designed-pattern data on the basis of the determined line
width and the determined space width, for proximity effect
correction and/or optical proximity effect correction.

10   In the apparatus for correcting designed-pattern
data, provided by the present invention, preferably, said
producing means is preferably for;

(A) bitmapping the designed-pattern data
concerning a predetermined area including the deigned

15   pattern, on the basis of a first grid size, to produce a
bitmap data on a first grid size level, and

(B) producing bitmap data on an $(m+1)$-th grid size
level from a bitmap data on an m-th grid size level which
includes an edge of the designed pattern and is included

20   among a plurality of bitmap data obtained on the basis of an
m-th grid size, where $m = 1, 2, 3 \cdots M$, M is a minimum grid
size representing coordinate value, and an $(m+1)$-th grid size
is smaller than an m-th grid size, and

repeating the step (B) by incrementing m by 1 until

25   the bitmap data obtained on the basis of the $(m+1)$-th grid
size represents the coordinate value expressing the edge of
the designed pattern.

When the bitmap data obtained on the basis of the
m-th grid size represents the coordinate value expressing the

30   edge of the designed pattern, it is no longer necessary to
produce bitmap data on the basis of the $(m+1)$-th grid size.

In the present invention, when the designed
patterns of a semiconductor device are searched for one chip
as a whole, the hierarchical-area-bitmapped bitmap data are

35   produced from the designed-pattern data, and the
hierarchical-area-bitmapped bitmap data are used for
determining the line widths and the space widths of the
designed patterns. Even when a stream format is used as
designed-pattern data, therefore, it is no longer necessary

to check whether or not the designed patterns overlap or are in contact. On the other hand, when EB data format is used, pattern fracturing or field partition is present. However, by producing the hierarchical-area-bitmapped bitmap data from

5   the designed-pattern data, it is no longer necessary to consider the pattern fracturing or the field partition. Further, unlike prior art methods, it is no longer necessary to produce bitmap data from all of the designed patterns on the basis of the minimum grid size, and the file size (data

10   volume) of the bitmap data is decreased by the hierarchical-area-bitmapping. As a consequence, the designed patterns for one chip as a whole can be searched at a practical speed to determine the line widths and the space widths of the designed patterns.

15   The invention will be further described by way of non-limitative example with reference to the accompanying drawings, in which:-

          Fig. 1 is a flow chart of Example 1 which includes the method of correcting designed-pattern data and shows the

20   preparation of pattern data for electron beam exposure from the designed-pattern data.

          Figs. 2A and 2B schematically show designed patterns and bitmap data for explaining the hierarchical-area-bitmapping.

25   Figs. 3A and 3B schematically show designed patterns and bitmap data for explaining the hierarchical-area-bitmapping when the designed patterns overlap.

          Fig. 4 shows a conceptual chart of the apparatus

30   for correcting designed-pattern data, provided by the present invention.

          Figs. 5A, 5B, 5C and 5D are schematic partial cross-sectional views of a mask blank, etc., for explaining Example 2.

35   Figs. 6A, 6B, 6C and 6D are schematic partial cross-sectional views of a semiconductor substrate, etc., for explaining Example 3.

Figs. 7A, 7B and 7C are schematic partial cross-sectional views of a semiconductor substrate, etc., for explaining Example 4.

Fig. 8 is a flow chart which includes the method of
5 correcting designed-pattern data, provided by the present invention, and shows the preparation of pattern data for electron beam exposure from the designed-pattern data.

Fig. 9 is a graph showing a relationship between a mesh size and the time required for correction with regard to
10 the proximity effect on a photomask having a size five times, when the hierarchical-area-bitmapping in the present invention and n × n algorithm are employed.

Figs. 10A and 10B schematically show designed patterns for explaining the conventional method of the
15 proximity effect correction.

Fig. 11 is a flow chart example which includes the conventional correction of designed-pattern data with regard to the optical proximity effect and shows the preparation of pattern data for electron beam exposure from the
20 designed-pattern data when the designed-pattern data is of stream format.

Figs. 12A and 12B schematically show results of studies of an influence of the optical proximity effect by a light intensity simulation, depending upon the density of
25 designed patterns.

Figs. 13A and 13B schematically show designed patterns and bitmap data for explaining a conventional area-bitmap method.

30 Example 1

Example 1 is concerned with a method of correcting designed-pattern data obtained by data-processing a plurality of designed patterns used for fabricating, for example, a semiconductor device, which method comprises the steps of (a)
35 producing hierarchical-area-bitmapped bitmap data from a plurality of the designed-pattern data, (b) determining a line width of the designed pattern and a space width between said designed pattern and a designed pattern adjacent to said designed pattern, from said hierarchical-area-bitmapped

bitmap data, and (c) correcting the d signed-pattern data on the basis of the determined line width and the determined space width, for proximity effect correction and/or optical proximity effect correction. Fig. 1 shows a flow chart of

5   the preparation of pattern data for electron beam exposure (pattern data for exposure) from the designed-pattern data, including the method of correcting designed-pattern data.

The hierarchical-area-bitmapping procedure will be explained with reference to Figs. 2A and 2B hereinafter. For

10   example, when expressed in terms of bitmap data with a minimum grid size as a unit, one edge portion A_1 of a designed pattern A is positioned between 12th bitmap data and 13th bitmap data, and one edge portion B_1 of a designed pattern B is positioned between 53rd bitmap data and 54th

15   bitmap data as shown in Fig. 2A. On the other hand, the other edge portion A2 of the designed pattern A is positioned between 32nd bitmap data and 33rd bitmap data, and the other edge portion B_2 of the designed pattern B is positioned between 62nd bitmap data and 63rd bitmap data. That is, when

20   the minimum grid size is used as a unit, bitmap data showing coordinate values for the edge portions A_1 and A_2 of the designed pattern A are the 13th bitmap data and the 32nd bitmap data, respectively. On the other hand, bitmap data showing coordinate values for the edge portions B_1 and B_2 of

25   the designed pattern B are the 54th bitmap data and the 62nd bitmap data, respectively. Each bitmap data is composed of, for example, 2-bit bytes.

Further, when bitmap data expresses only a region where no designed pattern is present, for example, "00" is

30   written in as a content of the bitmap data. When bitmap data expresses only a region where a designed pattern is present, for example, "11" is written in as a content of the bitmap data. When bitmap data one level lower in the hierarchy is present, for example, "10" is written in as a content of the

35   bitmap data. In other words, bitmap data including information of an edge portion of a designed pattern has a content of "10", and it is required to produce bitmap data one level lower in hierarchy, i.e., bitmap data on an (m+1)-th grid size level, fr m the above bitmap data on an

m-th grid level having a content of "10". When the contents
of continuous bitmap data change from "00" to "11" or from
"11" to "00", the bitmap data having a content of "11"
expresses a coordinate value for an edge portion of a

5   designed pattern. In explanations to be give below, N-th
bitmap data obtained on the basis of an m-th grid size is
referred to as "D_{m_N}". Further, a parenthesized value in a
subscript, for example, (m'_N') shows superordinate bitmap
data including the bitmap data D_{m_N}, where m' means an m'-th

10   grid size in which an m'-th grid size is larger than the m-th
grid size and N' means N'-th bitmap data.

The method of correcting designed-pattern data in
Example 1 will be explained below.
[Step-100]

15   First, the designed-pattern data is searched. In
the hierarchical-area-bitmapping procedure, first, the
designed-pattern data concerning a predetermined region
including the designed pattern is bitmapped on the basis of a
first grid size, to produce a bitmap data on a first grid

20   size level. The above bitmapping procedure is carried out,
for example, unidimensionally on the designed patterns. That
is, the designed-pattern data are searched, and, judgement of
whether or not a designed pattern is present along a dotted
line shown in Fig. 2A, which dotted line passes, for example,

25   a centroid of the designed pattern, is carried out on the
searched designed-pattern data. The first grid size
corresponds to a size, e.g., 16 times as large as the minimum
grid size. In the first grid size, as shown in Fig. 2B, "10"
is written as a first bitmap data, "11" is written as a

30   second bitmap data, "00" is written as a third bitmap data,
and "10" is written as a fourth bitmap data. That is, the
contents of the bitmap data are as shown in Table 1. In
Table 1, numerals on the right hand side stand for bitmap
data number which are included in bitmap data on the m-th

35   grid size and are to be indicated when the minimum grid size
is a unit. These numerals are used in this sense
hereinafter.

Table 1
bitmap data

$D_{1,1}(10)$	1 to 16	
5 $D_{1,2}(11)$	17 to 32	
$D_{1,3}(00)$	33 to 48	
$D_{1,4}(10)$	49 to 64	

[Step-110]

10   Then, bitmap data on an (m+1)-th grid size level
are produced from a bitmap data on an m-th grid size level
which includes an edge of the designed pattern and is
included among a plurality of bitmap data on an m-th grid
size level obtained on the basis of an m-th grid size, where
15 m = 1, 2, 3 – M, M is a minimum grid size representing
coordinate value, and an (m+1)-th grid size is smaller than
an m-th grid size. In Example 1, M = 3, while the value of M
shall not be limited thereto in the method of correcting
designed- pattern data in the present invention.

20   Specifically, bitmap data on a second grid size
level on the basis of the second grid size are produced from
the bitmap data on the first grid size level which includes
an edge portion of the designed pattern and is included in
bitmap data obtained on the basis of the first grid size.

25 That is, the bitmap data are produced, on the basis of a
second grid size, from the bitmap data having a content of
"10", i.e., the first bitmap data $D_{1,1}$ and the fourth bitmap
data $D_{1,4}$. The second grid size corresponds to a size, e.g.,
four times as large as the minimum grid size. The bitmap

30 data produced on the basis of the second grid size, from the
bitmap data on the basis of the first grid size are as shown
in the following Table 2. When the bitmap data obtained on
the basis of the first grid size represents the coordinate
value expressing the edge of the designed pattern, it is no

35 longer necessary to produce bitmap data, i.e., it is no
longer necessary to produce bitmap data on the basis of the
second grid size concerning the second bitmap data $D_{1,2}$.

Table 2

Concerning $D_{1\_1}(10)$:

$D_{2\_1(1\_1)}(00)$	1 to	4
$D_{2\_2(1\_1)}(00)$	5 to	8
$D_{2\_3(1\_1)}(00)$	9 to	12
$D_{2\_4(1\_1)}(11)$	13 to	16

Concerning $D_{1\_4}(10)$:

$D_{2\_1(1\_4)}(00)$	49 to	52
$D_{2\_2(1\_4)}(10)$	53 to	56
$D_{2\_3(1\_4)}(11)$	57 to	60
$D_{2\_4(1\_4)}(10)$	61 to	64

Further, the above procedure is repeated by incrementing m by 1 until the bitmap data obtained on the basis of the (m+1)-th grid size represents the coordinate value expressing the edge of the designed pattern. That is, when a bitmap data having a content of "10" is present, Step-110 is repeated by incrementing m by 1. Specifically, the bitmap data $D_{2\_2(1\_4)}(10)$ and the $D_{2\_4(1\_4)}(10)$ having a content of "10" each are selected to produce bitmap data on the basis of a third grid size. The third grid size is, for example, the minimum grid size. When the bitmap data on the basis of the third grid size are produced from the bitmap data on the basis of the second grid size, the produced bitmap data are as shown in the following Table 3. When the bitmap data obtained on the basis of the second grid size represents the coordinate value expressing the edge of the designed pattern, it is no longer necessary to produce bitmap data, i.e., it is no longer necessary to produce bitmap data on the basis of the third grid size concerning the fourth bitmap data $D_{2\_4(1\_1)}$ concerning $D_{1\_1}(10)$.

Table 3

Concerning $D_{1\_2(1\_4)}(10)$:

$D_{3\_1(2\_2(1\_4)}(00)$	53
$D_{3\_2(2\_2(1\_4)}(11)$	54
$D_{3\_3(2\_2(1\_4)}(11)$	55
$D_{3\_4(2\_2(1\_4)}(11)$	56

Concerning $D_{2\_4(1\_4)}$(10):

$\quad D_{3\_1(2\_4)(1\_4)}$(11) $\qquad$ 61

$\quad D_{3\_2(2\_4)(1\_4)}$(11) $\qquad$ 62

$\quad D_{3\_3(2\_4)(1\_4)}$(00) $\qquad$ 63

5 $\quad D_{3\_4(2\_4)(1\_4)}$(00) $\qquad$ 64

According to the above-explained hierarchical-area-bitmapping procedure, it is sufficient to use 20 bitmap data for expressing regions where designed

10 patterns are present in regions corresponding to the first to 64th bitmap data on the basis of the minimum grid size. In the conventional area-bitmapping method, the number of bitmap data is 64. Therefore, the size of bitmap data can be remarkably decreased by producing hierarchical-area bitmapped

15 bitmap data from designed-pattern data. As a result, data can be searched at a high speed, and further, the required size (capacitance) of a memory or a storage medium can be decreased.

A line width of a designed pattern and a space

20 width between the designed pattern and another designed pattern adjacent thereto can be easily determined from the above-obtained hierarchical-area-bitmapped bitmap data. For example, the line width of the designed pattern A shown in Fig. 2A can be obtained by conducting an operation based on

25 the bitmap data of D_{1_2} and $D_{2\_4(1\_1)}$ (reduction of bitmap data by taking a grid size into account). Further, the line width of the designed pattern B can be obtained by conducting an operation based on the bitmap data of $D_{3\_2(2\_4)(1\_4)}$ and $D_{3\_2(2\_2)(1\_4)}$. Further, the space width between the designed pattern A and

30 the designed pattern B can be obtained by conducting an operation based on the bitmap data of $D_{3\_2(2\_2)(1\_4)}$ and D_{1_2}.

In the hierarchical-area-bitmapping, obtained bitmap data show one pattern when designed-pattern data is of stream format and even when designed patterns overlap as

35 shown in Figs. 3A. Figs. 3A and 3B show only bitmap data obtained by judging whether or not a designed pattern is present along a dotted line unidimensionally and by bitmapping the designed-pattern data on the basis of a first grid size. That is, even when the d signed-pattern data is

of stream format, the overlapping of designed patterns is removed from the bitmap data. In a prior art, for example, designed-pattern data are subjected to graphic operation, and then the pattern data for exposure is prepared. In the
5   hierarchical-area-bitmapping procedure in the present invention, since the overlapping of designed patterns is omitted in terms of bitmap data, an overhead between the graphic operation and the correction with regard to the proximity effect or the optical proximity effect can be
10   decreased.

[Step-120]

    And, the designed-pattern data is corrected on the basis of the obtained line width and space width of the designed pattern, for the proximity effect correction and/or
15   the optical proximity effect correction. That is, when a correction rule corresponding to line widths and space widths of designed patterns with regard to the proximity effect and/or the optical proximity effect is determined in advance by simulations or experiments, the correction rule is applied
20   to the obtained line widths and the space widths of the designed patterns in order to carry out the proximity effect correction and/or the optical proximity effect correction for the designed patterns, whereby the corrected designed-pattern data can be obtained. Otherwise, a light intensity
25   simulation is conducted on the basis of the obtained line width and space width of the designed pattern, and the designed patterns are corrected with regard to the optical proximity effect, whereby the designed-pattern data corrected with regard to the optical proximity effect can be obtained.
30   The method of correction with regard to the proximity effect includes a method of modifying the shape of a designed pattern (including a method of shifting an edge portion of the designed pattern and a method of providing a dummy pattern in the vicinity of the designed pattern) and a
35   method of controlling a dosage of an electron beam used for electron beam exposure. Further, the method of correction with regard to the optical proximity effect includes a method of modifying the shape of a designed pattern and a method of

providing a dummy pattern in the vicinity of the designed pattern.

Further, as a method of correction with regard to the proximity effect, for example, there may be employed the method disclosed in Japanese Patent Application No. 196898/1995 filed August 1, 1995 (JP-A-45600/1997, and corresponding to U. S. Patent Application No. 08/681524). In the method disclosed in the above Japanese Laid-open Patent Publication, for the correction with regard to the proximity effect, a designed pattern is divided on the basis of a mesh size corresponding to a range where electrons are scattered in electron beam exposure, and meshed data are mesh-registered. And, some central mesh is taken up, and meshes including meshes around the central mesh are searched, to determine whether or not another designed pattern is registered around the designed pattern registered in the central mesh. When another designed pattern is present around, it is judged that the inter proximity effect takes place in the electron beam exposure, and that portion of the designed pattern registered in the central mesh where the inter proximity effect takes place is fragmented. And, optimum dosages are assigned to the fragmented portions of the designed pattern. On the other hand, when no designed pattern is present around, it is judged that the intra proximity effect takes place in the electron beam exposure, and that portion of the designed pattern registered in the central mesh where the intra proximity effect takes place is fragmented. And, optimum dosages are assigned to the fragmented portions of the designed pattern.

Further, for the correction with regard to the optical proximity effect, a designed pattern is divided on the basis of a mesh size determined by taking into account the optical proximity effect which takes place in optical exposure, and meshed data are mesh-registered. And, some central mesh is taken up, and meshes including meshes around the central mesh are searched, to determine whether or not another pattern is registered around the designed pattern registered in the central mesh. When another designed pattern is present around, it is judged that the inter

optical proximity effect takes place in the optical exposure, and that portion of the designed pattern registered in the central mesh where the inter optical proximity effect takes place is fragmented. The fragmented designed pattern portion

5 is modified in shape. On the other hand, when no designed pattern is present around, it is judged that the intra optical proximity effect takes place in the optical exposure, and that portion of the designed pattern registered in the central mesh where the intra optical proximity effect takes

10 place is fragmented. The fragmented designed pattern portion is modified in shape. The fragmented designed pattern portion is modified in shape such that, for example, the shape of a resist pattern is close to the shape of the designed pattern.

15   As explained above, the dosages in some portions of a designed pattern are changed, or some portions of a designed pattern are modified in shape, whereby an increase in the number of patterns, an increase in the calculation time and an increase in the file size (data volume) of the

20 corrected designed-pattern data can be prevented. In the method disclosed in the above Japanese Laid-open Patent Publication, for example, the mesh size to which a designed pattern is to be divided is made equal to an m-th grid size, and the hierarchical-area-bitmapping procedure in the present

25 invention is carried out, whereby the step of taking up some central mesh and searching meshes including meshes around the central mesh to determine whether or not another designed pattern is registered around the designed pattern registered in the central mesh can be carried out at a high speed. And,

30 the line width and the space width of the designed pattern are determined on the basis of the bitmap data. When the space width is smaller than the mesh size to which the designed pattern is to be divided, it is required to make corrections with regard to the proximity effect and/or the

35 optical proximity effect. Therefore, the designed-pattern data can be corrected on the basis of the obtained line width and space width of the designed pattern.
[Step-130]

Then, the pattern data for electron beam exposure
is produced from the corrected designed-pattern data. The
pattern data for electron beam exposure can be produced by a
known method, although the production method differs

5 depending upon an electron beam exposure apparatus according
to a raster scanning method or a vector scanning method.
That is, for example, the corrected designed-pattern data of
EB data format is converted to data for electron beam
deflection (corresponding to pattern data for electron beam

10 exposure) with the electron beam exposure apparatus to vary
an aperture, whereby the exposure with an electron beam in a
shape identical to the designed pattern can be carried out.

According to the above method of correcting
designed-pattern data in Example 1, when designed patterns of

15 a semiconductor device for one chip as whole are searched, it
is no longer necessary to determine whether or not the
designed patterns overlap or contact even if the
designed-pattern data is of stream format. Further, when EB
data format is used, pattern fracturing or field partition is

20 present. However, by the hierarchical-area-bitmapping of the
designed-pattern data, it is no longer necessary to take the
pattern fracturing or field partition into account, and
unlike a prior art, it is no longer necessary to bitmap all
designed patterns on the basis of a minimum grid size.

25 Therefore, the file size (data volume) of the bitmap data
decreases, and the designed patterns in one chip as a whole
are searched at a practical speed to determine the line width
and the space width of the designed pattern. Further, an
overhead between the graphic operation and the correction

30 with regard to the proximity effect or the optical proximity
effect can be decreased.

Fig. 4 shows a conceptual chart of an apparatus for
correcting designed-pattern data, provided by the present
invention. The above apparatus is for correcting

35 designed-pattern data obtained by data-processing a plurality
of designed patterns. The apparatus comprises inputting
means for inputting the designed-pattern data, producing
means for producing bitmap data, determining means for
determining a line width of the designed patt rn and a space

width between said designed pattern and a designed pattern adjacent to said designed pattern, correcting means for correcting the designed-pattern data for proximity effect correction and/or optical proximity effect correction, and

5 outputting means for outputting the corrected designed-pattern data.

The inputting means may be any means so long as it can designate or input the designed-pattern data to the apparatus for correcting designed-pattern data, and it

10 includes a keyboard and a touch panel. When the designed-pattern data stored in a storage medium such as a floppy disk is inputted to the apparatus for correcting designed-pattern data, or when the designed-pattern data stored in other data processing device is inputted to the

15 apparatus for correcting designed-pattern data, the inputting means may be a hard disk or the like which receives the above designed-pattern data and store them. Further, when the designed-pattern data is inputted in the form of an electric signal, the inputting means may be an input terminal. The

20 outputting means may be an output terminal for outputting the designed-pattern data corrected with regard to the proximity effect and/or the optical proximity effect. Otherwise, it may be a printer or an X-Y plotter for recording the designed patterns corrected with regard to the proximity effect and/or

25 the optical proximity effect on a medium such as paper or a film, on the basis of the corrected designed-pattern data.

The producing means is for producing hierarchical-area-bitmapped bitmap data from the designed-pattern data. The determining means is for

30 determining a line width of the designed pattern and a space width of the designed pattern between the designed pattern and another designed pattern adjacent thereto on the basis of the above hierarchical-area-bitmapped bitmap data. Further, the correcting means is for correcting the designed-pattern

35 data on the basis of the determined line width and space width of the designed pattern for the proximity effect correction and/or the optical proximity effect correction. The producing means, the determining and the correcting means can be constituted of storage means such as RAM, ROM or an

optical storage medium and a CPU. The above producing means
may be for (A) bitmapping the designed-pattern data
concerning a predetermined area including the deigned
pattern, on the basis of a first grid size, to produce a
5   bitmap data on a first grid size level, and (B) producing
bitmap data on an (m+1)-th grid size level from a bitmap data
on an m-th grid size level which includes an edge of the
designed pattern and is included among a plurality of bitmap
data obtained on the basis of an m-th grid size, where m = 1,
10   2, 3 ·· M, M is a minimum grid size representing coordinate
value, and an (m+1)-th grid size is smaller than an m-th grid
size, and it may be for repeating the step (B) by
incrementing m by 1 until the bitmap data obtained on the
basis of the (m+1)-th grid size represents the coordinate
15   value expressing the edge of the designed pattern. The
operation of each of the above means is substantially the
same as that explained in the above method of correcting
designed-pattern data, and detailed explanations thereof are
therefore omitted.
20   Preferably, the above apparatus for correcting
designed-pattern data is further provided with storage means.
The storage means stores a program for producing the bitmap
data, a program for determining line widths and space widths
of the designed patterns, a program for correction with
25   regard to the proximity effect and/or the optical proximity
effect, various tables and various rules. The apparatus for
correcting designed-pattern data may be further provided with
storage means of storing the inputted designed-pattern data
(designed-pattern data storage means) and storage means of
30   storing the corrected designed-pattern data (corrected
designed-pattern data storage means). The above
designed-pattern data storage means and corrected
designed-pattern data storage means may be constituted of a
memory such as RAM or a hard disk. Further, the apparatus
35   for correcting designed-pattern data may further have light
intensity simulation means constituted of a CPU, etc., and
may be structured such that the designed patterns can be
corrected on the basis of determined line widths and space
widths f th designed patterns with regard to the optical

proximity effect, to obtain the designed-pattern data
corrected with regard to the optical proximity effect.

The apparatus for correcting designed-pattern data
may be built in an apparatus for producing designed-pattern
5   data or an electron beam exposure apparatus, or it may be an
apparatus independent of these apparatus.

Example 2
Example 2 is concerned with the method of electron
10   beam exposure, the photomask and the method of fabrication of
the photomask, provided by the present invention. That is,
concerning the method of electron beam exposure, for example,
designed-pattern data obtained by data-processing a plurality
of designed patterns for the fabrication of a semiconductor
15   device are corrected, and an electron beam resist formed on a
substrate is exposed with an electron beam on the basis of
pattern data for electron beam exposure produced from the
corrected designed-pattern data. The substrate used in
Example 2 is a mask blank. Concerning the photomask and the
20   method of fabrication of the photomask, then, an etching mask
obtained by developing the electron beam resist is used for
etching a mask blank. Designed-pattern data is corrected
according to the method of correcting designed-pattern data,
provided by the present invention, including the
25   hierarchical-area-bitmapping procedure explained in Example
1.

Specifically, Example 2 used, as a substrate, a
mask blank prepared by forming a light-shielding thin layer
11 of metal on the surface of a glass plate 10 transparent to
30   exposure light, as shown in the schematic partial
cross-sectional view in Fig. 5A. However, the substrate
shall not be limited to the above mask blank. Then, an
electron beam resist 12, e.g., of a positive type is applied
onto the light-shielding thin layer 11, and the electron beam
35   resist 12 is exposed with an electron beam on the basis of
the pattern data for electron beam exposure prepared in the
same manner as in Example 1. This state is shown in Fig. 5B,
in which those portions of the electron beam resist 12 which

are indicated by slanting lines are portions exposed with the electron beam.

Then, the electron beam resist 12 is developed (see Fig. 5C) and then, the mask blank, more specifically, the

5   light-shielding thin layer 11 is etched with an etching mask formed of the patterned electron beam resist 12, whereby a photomask (master mask) having a structure shown in Fig. 5D can be fabricated.

10   Example 3

Example 3 is also concerned with the method of electron beam exposure, more specifically, with the method of electron beam exposure in which an electron beam resist formed on a substrate is directly exposed with an electron

15   beam. In Example 3, the substrate is constituted of a metal layer 22 of an aluminum alloy formed above a semiconductor substrate 20 as shown in a schematic partial cross-sectional view in Fig. 6A, while the substrate shall not be limited to the above structure. Numeral 21 indicates an insulation

20   interlayer formed on the semiconductor substrate 20. Concerning the method of electron beam exposure in Example 3, designed-pattern data obtained by data-processing a plurality of designed patterns, e.g., for the fabrication of a semiconductor device are corrected, and an electron beam

25   resist 23 formed on the metal layer 22 as a substrate is exposed with an electron beam on the basis of the pattern data for electron beam exposure prepared on the basis of the corrected designed-pattern data. This state is shown in Fig. 6B, in which those portions of the electron beam resist

30   23 which are indicated by slanting lines are portions exposed with the electron beam. The designed-pattern data are corrected according to the method of correcting designed-pattern data, provided by the present invention, including the hierarchical-area-bitmapping procedure

35   explained in Example 1.

Then, the electron beam resist 23 is developed (see Fig. 6C) and then, the substrate, more specifically, the metal layer 22 is etched with an etching mask formed of the

patterned electron beam resist 23, whereby a structure shown in Fig. 6D can be fabricated.

Example 4

5 Example 4 is concerned with the method of optical exposure, the semiconductor device and the method of fabrication of the semiconductor device, provided by the present invention. That is, concerning the method of optical exposure, for example, designed-pattern data obtained by

10 data-processing a plurality of designed patterns is corrected, and an electron beam resist formed on a mask blank is exposed with an electron beam on the basis of the pattern data for electron beam exposure prepared from the corrected designed-pattern data. Then, the above electron beam resist

15 is developed to obtain an etching mask, and the mask blank is etched with the etching mask to fabricate the photomask. The photomask provided by the present invention is used in the method of optical exposure. That is, a photo resist formed on a substrate is exposed with exposure light to transfer a

20 pattern formed on the photomask to the photo resist formed on the substrate. Concerning the semiconductor device and the method of fabrication thereof, after the transfer of the pattern formed on the photomask to the photo resist formed on the substrate, the photo resist is developed to obtain an

25 etching mask, and the etching mask is used for etching the substrate. The designed-pattern data are corrected according to the method of correcting designed-pattern data, provided by the present invention, including the hierarchical-area-bitmapping procedure explained in Example

30 1.

In Example 4, specifically, the substrate is constituted of a metal layer 32 of an aluminum alloy formed above a semiconductor substrate 30 as shown in a schematic partial cross-sectional view in Fig. 7A, while the substrate

35 shall not be limited thereto. Numeral 31 indicates an insulation interlayer formed on the semiconductor substrate 30. And, a photo resist 33, e.g., of a positive type is applied onto the metal layer 32. In addition, there is used a photomask 34 fabricated by exposing an electron beam resist

formed on a mask blank with an electron beam on the basis of the pattern data for electron beam exp sure prepared in the same manner as in Example 1, then developing the electron beam resist to obtain an etching mask and etching the mask.

5   blank with the etching mask. And, the photo resist 33 is exposed with exposure light to transfer the mask patterns formed on the photomask 34 to the photo resist 33 formed on the metal layer 32 as a substrate. This state is shown in Fig. 7B, in which those portions of the photo resist 33 which

10 are indicated by slanting lines are pattern-transferred portions.

Then, the photo resist 33 is developed, and then the substrate, more specifically, the metal layer 32 is etched with an etching mask formed of the patterned photo

15 resist 33, whereby a semiconductor device having a structure shown in Fig. 7C can be obtained.

The present invention has been explained with reference to Examples hereinabove, while the present invention shall not be limited thereto. The materials and

20 various conditions used in Examples are for explanation purpose, and can be modified as required. Further, the steps of the method of correcting designed-pattern data in the present invention, explained in Example 1, can be also modified. For example, as shown in Fig. 8, the

25 designed-pattern data are searched, hierarchical-area-bitmapping is carried out, and the hierarchical-area-bitmapping of all the designed-pattern data is completed. Then, the designed-pattern data are again searched, and in this case, a line width and a space width of

30 the designed pattern are determined with reference to the bitmap data obtained by the hierarchical-area-bitmapping. On the basis of this, corrections can be made with regard to the proximity effect and/or the optical proximity effect. And, the pattern data for electron beam exposure is prepared from

35 the corrected designed-pattern data. Alternatively, in some cases, while the designed-pattern data is corrected, the pattern data for electron beam exposure is prepared directly from the corrected designed-pattern data, and the exposure

with an electron beam can be carried out on the basis of the
pattern data for electron beam exposure.

Essentially, the hierarchical-area-bitmapping in
the present invention may use any algorithm. The important
5   point is that any algorithm is included in the
hierarchical-area bitmapping in the present invention so long
as it can give a hierarchical-area-bitmapped bitmap data
which are obtained by bitmapping the designed-pattern data
concerning a predetermined area including the deigned pattern
10   on the basis of an m-th grid size and are constituted of
bitmap data including bitmap data representing coordinate
value of an edge of the designed pattern, where m = 1, 2, 3 ···
M, M is a minimum grid size representing coordinate value,
and an (m+1)-th grid size is smaller than an m-th grid size.
15   When designed patterns have a low density and when
the number n of the designed patterns is very small, a
designed pattern adjacent to one designed pattern may be
simply searched, and a line width of the one designed pattern
and a space width between the one designed pattern and
20   another designed pattern adjacent to the one designed pattern
may be operated. In this case, the time required for
searching designed patterns to be corrected with regard to
the proximity effect and/or the optical proximity effect is
sometimes shorter. The above algorithm for searching the
25   designed patterns to be corrected is called "n x n algorithm"
for the convenience. Fig. 9 shows a relationship between
mesh sizes (on a five times photomask) to which designed
patterns are divided for correction with regard to the
proximity effect and the time required for the correction
30   with regard to the proximity effect. As the mesh decreases
in size, the designed patterns are divided to small meshes,
and the number n of the designed patterns which are divided
to meshes increases. In the n x n algorithm, therefore, the
time required for the correction with regard to the proximity
35   effect increases. On the other hand, when the
hierarchical-area-bitmapping is carried out, the increase
ratio of the time required for the correction with the
proximity effect is smaller than that in the n x n algorithm
even if the mesh size is decreased. Therefore, experiments,

simulations, etc., may be used to determine a relationship among the density of designed patterns, the size of meshes, the time required for correction with regard to the proximity effect in the n x n algorithm and the time required for

5   correction with regard to the proximity effect in the hierarchical-area-bitmapping, and it may be decided which method should be employed, on the basis of the density of designed patterns. In this case, an average designed pattern density in one chip may be used to decide which method should

10   be employed, or the hierarchical-area-bitmapping may be applied to a region having a higher designed pattern density in one chip and the n x n algorithm may be applied to a region having a lower designed pattern density.

Example 1 explains an embodiment in which M = 3,

15   while the present invention shall not be limited to such a value of M. When the M-th grid size is, e.g., 16 nm, when the value of [m-th grid size]/[(m+1)-th grid size] is 16 and when M = 6, each grid size is as shown in Table 4. However, the grid sizes in the hierarchical-area-bitmapping in the

20   present invention shall not be limited to the values in Table 4.

Table 4

25   First grid size: about 16 mm (166 nm)
Second grid size: about 1 mm (165 nm)
Third grid size: about 65 (m (164 nm)
Fourth grid size: about 4 (m (163 nm)
Fifth grid size: 256 nm (162 nm)
30   Sixth grid size: 16 nm

According to the present invention, when designed patterns, e.g., for a semiconductor device are searched for one chip as a whole, the file size (data volume) of bitmap

35   data is small due to the hierarchical-area-bitmapping, and as a result, the designed patterns for one chip as a whole can be searched at a practical speed to determine the line widths and space widths of the designed patterns. Therefore, nano-processing can be carried out without causing a d crease

in the throughput in the fabrication of a photomask or a
semiconductor device.

CLAIMS

1.   A method for correcting designed-pattern data obtained by data-processing a plurality of designed patterns, comprising the steps of;

        (a) producing hierarchical-area-bitmapped bitmap data from a plurality of the designed-pattern data,

        (b) determining a line width of the designed pattern and a space width between said designed pattern and a designed pattern adjacent to said designed pattern, from said hierarchical-area-bitmapped bitmap data, and

        (c) correcting the designed-pattern data on the basis of the determined line width and the determined space width, for proximity effect correction and/or optical proximity effect correction.

2.   The method according to claim 1, wherein the hierarchical-area-bitmapping procedure in the step (a) includes;

        (A) bitmapping the designed-pattern data concerning a predetermined area including the deigned pattern, on the basis of a first grid size, to produce a bitmap data on a first grid size level, and

        (B) producing bitmap data on an (m+1)-th grid size level from a bitmap data on an m-th grid size level which includes an edge of the designed pattern and is included among a plurality of bitmap data obtained on the basis of an m-th grid size, where m = 1, 2, 3 -- M, M is a minimum grid size representing coordinate value, and an (m+1)-th grid size is smaller than an m-th grid size, and

        repeating the step (B) by incrementing m by 1 until the bitmap data obtained on the basis of the (m+1)-th grid size represents the coordinate value expressing the edge of the designed pattern.

3.   A method of electron beam exposure comprising the steps of;

        correcting designed-pattern data obtained by data-processing a plurality of designed patterns,

preparing pattern data for electron beam exposure from the corrected d signed-pattern data, and

exposing an electron beam resist formed on a substrate with an electron beam on the basis of the obtained

5   pattern data for electron beam exposure,

wherein the correction of the designed-pattern data comprises the steps of;

(a) producing hierarchical-area-bitmapped bitmap data from a plurality of the designed-pattern data,

10   (b) determining a line width of the designed pattern and a space width between said designed pattern and a designed pattern adjacent to said designed pattern, from said hierarchical-area-bitmapped bitmap data, and

(c) correcting the designed-pattern data on the

15   basis of the determined line width and the determined space width, for proximity effect correction and/or optical proximity effect correction.

4.   The method according to claim 3, wherein the

20   hierarchical-area-bitmapping procedure in the step (a) includes;

(A) bitmapping the designed-pattern data concerning a predetermined area including the deigned pattern, on the basis of a first grid size, to produce a

25   bitmap data on a first grid size level, and

(B) producing bitmap data on an $(m+1)$-th grid size level from a bitmap data on an m-th grid size level which includes an edge of the designed pattern and is included among a plurality of bitmap data obtained on the basis of an

30   m-th grid size, where $m = 1, 2, 3 \cdots M$, M is a minimum grid size representing coordinate value, and an $(m+1)$-th grid size is smaller than an m-th grid size, and

repeating the step (B) by incrementing m by 1 until the bitmap data obtained on the basis of the $(m+1)$-th grid

35   size represents the coordinate value expressing the edge of the designed pattern.

5.   A method of fabrication of a photomask comprising the steps of;

correcting designed-pattern data obtained by
data-processing a plurality of designed patterns,

preparing pattern data for electron beam exposure
from the corrected designed-pattern data,

5   exposing an electron beam resist formed on a mask
blank with an electron beam on the basis of the obtained
pattern data for electron beam exposure,

forming an etching mask by developing the electron
beam resist, and

10   etching the mask blank with the etching mask,

wherein the correction of the designed-pattern data
comprises the steps of;

(a) producing hierarchical-area-bitmapped bitmap
data from a plurality of the designed-pattern data,

15   (b) determining a line width of the designed
pattern and a space width between said designed pattern and a
designed pattern adjacent to said designed pattern, from said
hierarchical-area-bitmapped bitmap data, and

(c) correcting the designed-pattern data on the
20   basis of the determined line width and the determined space
width, for proximity effect correction and/or optical
proximity effect correction.

6.   The method according to claim 5, wherein the
25   hierarchical-area-bitmapping procedure in the step (a)
includes;

(A) bitmapping the designed-pattern data
concerning a predetermined area including the deigned
pattern, on the basis of a first grid size, to produce a
30   bitmap data on a first grid size level, and

(B) producing bitmap data on an $(m+1)$-th grid size
level from a bitmap data on an m-th grid size level which
includes an edge of the designed pattern and is included
among a plurality of bitmap data obtained on the basis of an
35   m-th grid size, where $m = 1, 2, 3 - M$, M is a minimum grid
size representing coordinate value, and an $(m+1)$-th grid size
is smaller than an m-th grid size, and

repeating the step (B) by incrementing m by 1 until
the bitmap data btained on the basis of the $(m+1)$-th grid

size represents the coordinate value expressing the edge of the designed pattern.

7.   A photomask obtained by the fabricating steps of;

5   correcting designed-pattern data obtained by data-processing a plurality of designed patterns,

preparing pattern data for electron beam exposure from the corrected designed-pattern data,

exposing an electron beam resist formed on a mask

10   blank with an electron beam on the basis of the obtained pattern data for electron beam exposure,

forming an etching mask by developing the electron beam resist, and

etching the mask blank with the etching mask,

15   wherein the correction of the designed-pattern data comprises the steps of;

(a) producing hierarchical-area-bitmapped bitmap data from a plurality of the designed-pattern data,

(b) determining a line width of the designed

20   pattern and a space width between said designed pattern and a designed pattern adjacent to said designed pattern, from said hierarchical-area-bitmapped bitmap data, and

(c) correcting the designed-pattern data on the basis of the determined line width and the determined space

25   width, for proximity effect correction and/or optical proximity effect correction.

8.   The photomask according to claim 7, wherein the hierarchical-area-bitmapping procedure in the step (a)

30   includes;

(A) bitmapping the designed-pattern data concerning a predetermined area including the deigned pattern, on the basis of a first grid size, to produce a bitmap data on a first grid size level, and

35   (B) producing bitmap data on an (m+1)-th grid size level from a bitmap data on an m-th grid size level which includes an edge of the designed pattern and is included among a plurality of bitmap data obtained on the basis of an m-th grid size, where m = 1, 2, 3 ··· M, M is a minimum grid

size representing coordinate value, and an (m+1)-th grid size
is smaller than an m-th grid size, and

      repeating the step (B) by incrementing m by 1 until
the bitmap data obtained on the basis of the (m+1)-th grid
5   size represents the coordinate value expressing the edge of
the designed pattern.

9.   A method of optical exposure comprising the step of
exposing a photo resist formed on a substrate through a
10   photomask with exposure light to transfer a pattern formed in
the photomask to the photo resist formed on the substrate,

      said photomask obtained by the fabricating steps
of;

      correcting designed-pattern data obtained by
15   data-processing a plurality of designed patterns,

      preparing pattern data for electron beam exposure
from the corrected designed-pattern data,

      exposing an electron beam resist formed on a mask
blank with an electron beam on the basis of the obtained
20   pattern data for electron beam exposure,

      forming an etching mask by developing the electron
beam resist, and

      etching the mask blank with the etching mask,

      wherein the correction of the designed-pattern data
25   comprises the steps of;

      (a) producing hierarchical-area-bitmapped bitmap
data from a plurality of the designed-pattern data,

      (b) determining a line width of the designed
pattern and a space width between said designed pattern and a
30   designed pattern adjacent to said designed pattern, from said
hierarchical-area-bitmapped bitmap data, and

      (c) correcting the designed-pattern data on the
basis of the determined line width and the determined space
width, for proximity effect correction and/or optical
35   proximity effect correction.

10.   The method according to claim 9, wherein the
hierarchical-area-bitmapping procedure in the step (a)
includes;

(A) bitmapping the designed-pattern data
concerning a predetermined area including the deigned
pattern, on the basis of a first grid size, to produce a
bitmap data on a first grid size level, and

5   (B) producing bitmap data on an (m+1)-th grid size
level from a bitmap data on an m-th grid size level which
includes an edge of the designed pattern and is included
among a plurality of bitmap data obtained on the basis of an
m-th grid size, where m = 1, 2, 3 -- M, M is a minimum grid
10   size representing coordinate value, and an (m+1)-th grid size
is smaller than an m-th grid size, and

             repeating the step (B) by incrementing m by 1 until
the bitmap data obtained on the basis of the (m+1)-th grid
size represents the coordinate value expressing the edge of
15   the designed pattern.

11.   A method of fabricating a semiconductor device
comprising the steps of exposing a photo resist formed on a
substrate through a photomask with exposure light to transfer
20   a pattern formed in the photomask to the photo resist formed
on the substrate, developing the photo resist to obtain an
etching mask, and etching the substrate with the etching
mask,

             said photomask obtained by the fabricating steps
25   of;

             correcting designed-pattern data obtained by
data-processing a plurality of designed patterns,

             preparing pattern data for electron beam exposure
from the corrected designed-pattern data,

30   exposing an electron beam resist formed on a mask
blank with an electron beam on the basis of the obtained
pattern data for electron beam exposure,

             forming an etching mask by developing the electron
beam resist, and

35   etching the mask blank with the etching mask,

             wherein the correction of the designed-pattern data
comprises the steps of;

             (a) producing hierarchical-area-bitmapped bitmap
data from a plurality of the designed-pattern data,

(b) determining a line width of the designed
pattern and a space width between said designed pattern and a
designed pattern adjacent to said designed pattern, from said
hierarchical-area-bitmapped bitmap data, and

5   (c) correcting the designed-pattern data on the
basis of the determined line width and the determined space
width, for proximity effect correction and/or optical
proximity effect correction.

10 12.   The method according to claim 11, wherein the
hierarchical-area-bitmapping procedure in the step (a)
includes;

(A) bitmapping the designed-pattern data
concerning a predetermined area including the deigned

15 pattern, on the basis of a first grid size, to produce a
bitmap data on a first grid size level, and

(B) producing bitmap data on an (m+1)-th grid size
level from a bitmap data on an m-th grid size level which
includes an edge of the designed pattern and is included

20 among a plurality of bitmap data obtained on the basis of an
m-th grid size, where m = 1, 2, 3 - M, M is a minimum grid
size representing coordinate value, and an (m+1)-th grid size
is smaller than an m-th grid size, and

repeating the step (B) by incrementing m by 1 until

25 the bitmap data obtained on the basis of the (m+1)-th grid
size represents the coordinate value expressing the edge of
the designed pattern.

13.   A semiconductor device obtained by the fabricating

30 steps of exposing a photo resist formed on a substrate
through a photomask with exposure light to transfer a pattern
formed in the photomask to the photo resist formed on the
substrate, developing the photo resist to obtain an etching
mask, and etching the substrate with the etching mask,

35   ·   said photomask obtained by the fabricating steps
of;

correcting designed-pattern data obtained by
data-processing a plurality of designed patterns,

preparing pattern data for electron beam exposure from the corrected designed-pattern data,

exposing an electron beam resist formed on a mask blank with an electron beam on the basis of the obtained
5 pattern data for electron beam exposure,

forming an etching mask by developing the electron beam resist, and

etching the mask blank with the etching mask,

wherein the correction of the designed-pattern data
10 comprises the steps of;

(a) producing hierarchical-area-bitmapped bitmap data from a plurality of the designed-pattern data,

(b) determining a line width of the designed pattern and a space width between said designed pattern and a
15 designed pattern adjacent to said designed pattern, from said hierarchical-area-bitmapped bitmap data, and

(c) correcting the designed-pattern data on the basis of the determined line width and the determined space width, for proximity effect correction and/or optical
20 proximity effect correction.

14.   The semiconductor device according to claim 13, wherein the hierarchical-area-bitmapping procedure in the step (a) includes;
25   (A) bitmapping the designed-pattern data concerning a predetermined area including the deigned pattern, on the basis of a first grid size, to produce a bitmap data on a first grid size level, and

(B) producing bitmap data on an (m+1)-th grid size
30 level from a bitmap data on an m-th grid size level which includes an edge of the designed pattern and is included among a plurality of bitmap data obtained on the basis of an m-th grid size, where m = 1, 2, 3 -- M, M is a minimum grid size representing coordinate value, and an (m+1)-th grid size
35 is smaller than an m-th grid size, and

repeating the step (B) by incrementing m by 1 until the bitmap data obtained on the basis of the (m+1)-th grid size represents the coordinate value expressing the edge of the designed pattern.

15.   An apparatus for correcting designed-pattern data
obtained by data-processing a plurality of designed patterns,
comprising;

    (1) inputting means for inputting the
5   designed-pattern data,

    (2) producing means for producing bitmap data,

    (3) determining means for determining a line width
of the designed pattern and a space width between said
designed pattern and a designed pattern adjacent to said
10   designed pattern,

    (4) correcting means for correcting the
designed-pattern data, and

    (5) outputting means for outputting the corrected
designed-pattern data,

15   wherein said producing means is for producing
hierarchical-area-bitmapped bitmap data from the
designed-pattern data,

said determining means is for determining a line
width of the designed pattern and a space width between the
20   designed pattern and a designed pattern adjacent to said·
designed pattern on the basis of said
hierarchical-area-bitmapped bitmap data, and

said correcting means is for correcting the
designed-pattern data on the basis of the determined line
25   width and the determined space width, for proximity effect
correction and/or optical proximity effect correction.

16.   The apparatus according to claim 15, wherein said
producing means is for,

30   (A) bitmapping the designed-pattern data
concerning a predetermined area including the deigned
pattern, on the basis of a first grid size, to produce a
bitmap data on a first grid size level, and

    (B) producing bitmap data on an (m+1)-th grid size
35   level from a bitmap data on an m-th grid size level which
includes an edge of the designed pattern and is included
among a plurality of bitmap data obtained on the basis of an
m-th grid size, where m = 1, 2, 3 -- M, ·M is a minimum grid

size representing coordinate value, and an (m+1)-th grid size
is smaller than an m-th grid size, and

   repeating the step (B) by incrementing m by 1 until
the bitmap data obtained on the basis of the (m+1)-th grid
5 size represents the coordinate value expressing the edge of
the designed pattern.

17. A method for correcting designed-pattern data
substantially as hereinbefore described with reference to and
10 as illustrated in Figures 1 to 9 of the accompanying
drawings.

18. A method of electron beam exposure substantially as
hereinbefore described with reference to and as illustrated
15 in Figures 1 to 9 of the accompanying drawings.

19. A method of fabrication of a photomask
substantially as hereinbefore described with reference to and
as illustrated in Figures 1 to 9 of the accompanying
20 drawings.

20. A photo mask substantially as hereinbefore
described with reference to and as illustrated in Figures 1
to 9 of the accompanying drawings.
25

21. A method of optical exposure substantially as
hereinbefore described with reference to and as illustrated
in the accompanying drawings.

30 22. A method of fabricating a semi-conductor device
substantially as hereinbefore described with reference to and
as illustrated in Figures 1 to 9 of the accompanying
drawings.

35 23. A semiconductor device substantially as
hereinbefore described with reference to and as illustrated
in Figures 1 to 9 of the accompanying drawings.

24.   Apparatus for c rrecting design-patterned data
substantially as hereinbefore described with reference to and
as illustrated in Figures 1 to 9 of the accompanying
drawings.

5

10

Application No: GB 9807387.7   Examiner: Meredith Reynolds
Claims searched: 1-24   Date of search: 18 June 1998

Patents Act 1977
Search Report under Section 17

Databases searched:

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

    UK Cl (Ed.P): G2X (XNB,XNC,XND)

    Int Cl (Ed.6): G03F 1/14,7/20

Other:

Documents considered to be relevant:

Category	Identity of document and relevant passage	Relevant to claims
X	EP 0529971A (NIKON)(Figs 8-20 and pp 10-14)	1,3,5,7,9, 11,13,15